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Abstract - This paper considers the design of an efficient, robustly testable
CMOS Totally Self-Checking (TSC) Checker for fc-out-of-2fc codes. Most exist-
ing implementations use primitive gates and assume the single stuck-at fault
model. The self-testing property has been found to fail for CMOS TSC checkers
under the stuck-open fault model especially due to timing skews and arbitrary
delays in the circuit. A new four level design using CMOS primitive gates
(NAND, NOR, INVERTERS) is presented, which retains its properties under
the stuck-open fault model. Additionally this method offers an impressive re-
duction (> 70%) in gate count, gate inputs and test set size when compared
to the existing method. This implementation is easily realizable and is based
on Anderson's techniqueflj. A thorough comparative study has been made on
the proposed implementation and Kundu's[8] implementation and the results
indicate that the proposed one is better than Kundu's[8] in all respects for
fc-out-of-2fc codes.
1 Introduction
Totally Self-Checking (TSC) checkers are circuits which detect errors concurrently under
normal operation. They are used to check the validity of various codes of which m-out-of-n
codes are very important. An m-out-of-n code is one in which all valid code words have
exactly m ones and n — m zeros. An fc-out-of-2A; code is a special case of m-out-of-n code
and is the least redundant code for error detectionfll] and hence is of particular interest.
This paper deals only with fc-out-of-2A; codes.
Carter and Schnieder[4] were the first to propose Self-Checking circuits. Anderson and
Metze[l] extended this concept to develop TSC checkers for fc-out-of-2fc codes based on the
conventional stuck-at fault model. The conventional stuck-at fault model is inadequate in
defining certain failures in CMOS circuits. Hence, the fault model has been augmented to
include stuck-open and stuck-on faults[14,3,5]. Furthermore, it has been shown that tests
for stuck-open faults in CMOS combinational logic circuits could potentially be invalidated
by arbitrary delays or due to timing skews in the input changes[7,12,8]. Tests which do
not suffer from this potential invalidation are called Robust Tests.
Until now, only two approaches have been reported to realize robustly testable CMOS
TSC checkers[6,8]. The approach followed by Jha and Abraham[6] has been found to be
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inadequate[9], Kundu and Reddy[8] have proposed a four-level realization of robust CMOS
TSC checkers for fc-out-of-2fc, fc-out-of-2Jb + 1, k + l-out-of-2fc + 1 and k + l-out-of-2fc + 1
codes. However, a robustly testable complex gate realization of TSC checker is yet to be
reported. The main contribution of this paper is the design of a four level robustly testable
CMOS TSC implementation based on Anderson's technique for fc-out-of-2Jb codes. This
offers considerable savings (> 70%) in gate count, gate inputs and test set size over the
existing method.
2 Notations and Definitions
This section summarizes the notations and definitions used in this paper. The notation
used by Kundu and Reddy[8] and Anderson and Metzefl] will also be followed here. A few
of the notations are as follows:
A: set of all valid m-out-of-2m code words,
vertex: binary word,
n-vertex: binary word with n ones.
/, g: outputs of the TSC checker.
f\'. subset of A such that /i=l and g\=0 for any input from f.
g\: subset of A such that /i=0 and g\=l for any input from g.
< Ti,Tj >: two pattern Stuck-open fault test.
TI : initializing input for the stuck-open fault test.
Tj : test input for the stuck-open fault.
T(ka > *) : majority function which is true if the number of ones in
the vertex ka is greater than t.
Definition 1 A circuit is self testing if for every fault from the fault set, the circuit pro-
duces a noncode output for at least one code input.
Definition 2 A circuit is fault secure if for every fault from the fault set, the circuit never
produces an incorrect code output for every code input.
Definition 3 A circuit is totally self checking if it is both self testing and fault secure.
Definition 4 A binary n-tuple is said to 1-cover (0-cover) another binary n-tuple if the
former has ones (zeros) in every position the latter has ones (zeros).
Definition 5 A vertex X is a true vertex of a function F iff F(X)=1.
Definition 6 A true vertex Vp of a function F is called a minimal true vertex iff there
does not exist another true vertex Y of the function, Y ^ Vp such that Vp 1-covers Y.
Definition 7 A 0-cofactor (1-cofactor) of order n of a product term of uncomplemented
variables is obtained by substituting n zeros (ones) for n ones (zeros) in the product.
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If a minimal true vertex Vp has n literals and if a 1 at position k of Vp is changed to a 0 to
obtain a 0-cofactor of Vp it is denoted by
Definition 8 A 0-cofactor (1-cof actor) is a false (true) vertex.
Definition 9 A hazard is defined as the appearance of an undesired logic value (transient)
at the output of a circuit which is produced due to one or more changes at the inputs of
the circuit.
3 TSC Checkers
Smith[13] and Anderson and Metzefl] have proposed the following conventions for TSC
checkers;
1. All invalid code words of weight less than m are mapped to the checker outputs:
/ = 9 = 0.
2. All invalid code words of weight greater than m are mapped to the checker outputs:
3. All valid code words of weight equal to m are mapped to the checker outputs: / = 1,
g = 0 or / = 0, g = 1.
Let F be a minimal sum of products expression realized by a two level NAND-NAND logic
network N, where the first level gates correspond to the minterms of F. Then we have the
following properties.
Property 1: If a minimal true vertex Vp is input to N, then the output of the circuit and
the outputs of all first level NAND's except the gate covering Vp are 1.
Property 2: // Vp(k), a 0-cofactor, is input to N, then the outputs of all first level gates
are 1 and that of the second level gate is 0.
Property 3: // a two pattern input sequence < Vp, Vp(k) > or < Vp(k), Vp > is applied to
N, then only one input to any gate changes. Furthermore, the outputs of all first level gates
except the one covering Vp are 1 (hazard-free) for both inputs in the two pattern sequence.
Property 4: // a two pattern input sequence consisting of two 0-cofactors of different
orders is presented to N, such that one 0-cofactor covers the other, then the output of
every first level NAND gate and the second level NAND gate is 1 (hazard-free) and 0
(hazard-free) respectively for both inputs in the two pattern sequence.
Property 5: If a two pattern input sequence consisting of a true vertex and a 1-cofactor
or two 1-cofactors of different orders, such that one 1-covers the other is applied to N,
then there exists a gate whose inputs are all 1's for both inputs in the two pattern sequence
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implying that the output of the second level NAND it always 1 (hazard- free) for both the
inputs.
3.1 Kundu's Technique
This technique yields a four level implementation which is robustly testable. Here the k-
out-of-2& code is partitioned into subsets f\ and g\ according to Smith's Criterion[13]. The
checker outputs / and g are then expanded with respect to an input variable x,-, chosen
arbitrarily such that,
/ = *ifn + fn
9 = Zi/2« + /2j
where flit /2,-, /lt-, /3t- are functions of the variable z, through xn excluding z,-. The functions
/it> /2», and /i,-, /2i« are realized by NAND-NAND and NOR-NOR circuits respectively.
This design is hard to realize for large values of k and also necessitates the use of a
large number of gates with very high fan-in.
3.2 Anderson's Technique
To design a fc-out-of-2fc TSC, the 2k input bits are first divided into two groups of equal
length (na = n& = fc). The checker output functions / and g are realized as follows:
»=o
9 = Er(fc- ^ i)T(kb > k - i ) \i=even
»=o
where A;a and kb will refer to the number of 1's occurring in each group. This technique
was limited to two level realization using AND and OR gates and was developed under
the stuck-at fault assumption. Under the extended fault model the self-testing property,
which is a necessary condition for a circuit to retain its TSC properties, is difficult to
satisfy for TSC CMOS circuits. In fact, it was shown by Manthani and Reddy[10] that a
two level realization of Anderson and Metze's TSC checker[l] is not robustly testable. We
now proceed to present a four level CMOS gate implementation based on this technique.
4 CMOS Checker Implementation
First we present a robustly testable CMOS checker design using primitive gates.
Procedure 1
1. Partition the 2k input bits (GI, . . . , Ofc, . . . , a^) into two groups of equal length AI =
, . . . ,ojk} and A3 = {ak+i, • • • ,<*2fc} •
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2. Find / and g using the equations:-
/ = £ T(ka > i)T(kb > k ~ i ) \i=odd
«=o
»=o
where ka and kb refers to the number of one's in AI and AI respectively.
3. Implement both / and g in NAND-NAND form with each individual majority func-
tion implemented in two level NAND-NAND logic except the terms T(ka > 1) or
T(kb > 1) which are to be realized using NOR logic.
The four level implementation obtained using Procedure 1 is robustly testable. If the
expressions for / and g in the above procedure are now expanded in the form of a true
sum of products expression to yield a two level realization, then the TSC checker fails to
be self-checking under stuck-open faults.
Testing Strategy
Consider Figure 1. To test for stuck-open faults at the inputs of the circuit block im-
plementing T(ka > t), it is to ensured that T(kb > k — i) should be 1 for < 2i,T2 >.
Under these conditions, T(ka > p)\(p>i) = 0 and T(kb > q)\(q>k-i) = 0- Hence, all the other
inputs of the NAND gate (#4), excepting the path under test, are 1 (hazardfree) during
< 7\> 7] > ensuring robust testing. Similarly for testing stuck-open faults at the inputs of
T(kb > k - 1), T(Jb0 > »') should be 1 for < T^Tj >. This implies that T(ka > p)\(p>i) and
^(fcfc > q)\(q>k-i) are 0 during < 2i,T2 > which ensures that all the inputs of the NAND
gate (^4), except the path under test, are 1 (transientfree). Thus the tests are robust in
nature.
Theorem 1 The four level circuit designed using Procedure 1 is robustly testable for all
single stuck-open and stuck-at faults.
Proof: Consider the expressions for / and g:
f = T(ka > l)T(kb >k- 1) + T(ka > Z)T(kb > k - 3) + ... + T(ka >k- l)T(kb > 1)
..... if k is even.
/ = T(ka > l)T(kb > k - 1) + T(ka > 3)T(kb > k - 3) + . . . + T(ka > k)T(kb > 0)
..... if k is odd.
g = T(ka > 0)T(fcb > k) + T(ka > 2)T(kb > k - 2) + . . . + T(ka > k)T(kb > 0)
..... if k is even.
g = T(ka > 0)T(kb > k) + T(ka > 2)T(kb > k - 2) + . . . + T(ka > k - l)T(kb > 1)
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if k is odd.
Each of the different implementations of / and g when k is even or odd will be considered
separately for proving the circuit's robustness during testing. Chandramouli's[3] procedure
for testing stuck-open faults is followed here. This envisages the application of a sequence
of a pair of test vectors to detect the stuck-open faults in CMOS logic circuits. The first test
vector initializes the output of the faulty gate and the second sensitizes and propagates the
fault to the output. Furthermore, Chandramouli[3] has shown that the tests for all input
stuck-open (ISOP) faults and output stuck-open faults (OSOP) at all primary gate inputs
will test cover all the stuck-open faults in an Non-Internal Reconvergent fan-out circuit.
Also, the test vectors for detecting the ISOP and OSOP faults are identical but reversed
in their order of application. It should also be noted that, since the implementation is four
level, when testing a primary input fault all the four gate levels must be sensitized.
4.1 Realization of g when k is even
Consider the realization of g with k even. Each majority function, T(ka > i) |i^i,fc and
T(kb > t) |,-#1>fc, is realized by two levels of NAND gates. The third level NAND gate
realizes T(ka > i)T(kt > k — i) and the fourth level NAND gate realizes g. To simplify
the proof, the whole circuit is partitioned into a finite number of subcircuits and then each
one of these subcircuits is shown to be robustly testable.
Circuit corresponding to any T(ka > i)T(ki, > k — i)
Consider an arbitrary lead y of any first level NAND gate corresponding to T(ka > i).
Each first level NAND corresponds to a true vertex of the unate function T(ka > i). Select
a two pattern test < Vpt Vp(y) >. The test vector Vp is chosen such that all the i leads of
the gate are 1's during 7\ implying that the weight of n0 is t and that of nj, is k — i. Vp(y)
applies a zero to the input y while all other inputs of this gate remain at 1, so that the
weights of n0 and n& are i —1 and k —1 + 1 respectively. According to Property 3, the second
level NAND gate is sensitized robustly (all the sensitized leads remain at one during TI and
Tj). Since Vp and Vp(y) are 0-cofactors of the majority functions T(ka > p) |p>;+2> all the
other inputs feeding the fourth level NAND are 1 during the test sequence < Vp, Vp(y) >
and are hazard-free. Also the output of the second level NAND, T(k\, > k — t), is 1 and
is hazard-free. Hence, < Vp, Vp(y) > is a robust test for ISOP on the lead y. Similarly
the reverse sequence < Vp(y),Vp > forms a robust test for OSOP fault corresponding to
the lead y. In a similar manner, it can be shown that any input/output stuck-open fault
corresponding to the first level NAND gates of the majority functions T(k\, > k — i) can
be robustly tested.
Circuit corresponding to T(fc& > k) term
The term T(k(, > fc) corresponds to a single k input NAND from which an arbitrary lead
u is selected. The test pattern < Vp, Vp(u) > is then applied. The test vectors are such
that weights of n0 are 0 and 1 and that of nj, are k and k-1 during TI and T2 respectively.
Since the weight of na is never greater than 1, during the test sequence the outputs
of all second level NANDs corresponding to T(ka > p) |p>j are 0 and hence the outputs
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of all third level NAND's are 1 (hazard-free). Also the output of the gate corresponding
to T(ka > k) is a 1 (hazard-free) during the test sequence. Since no transients occur in
the circuit, the test pattern < Vp, Vp(u) > is a robust ISOP test for the lead u. Similarly,
< Vp(u), Vp > is a robust OSOP fault test corresponding to lead u. On the same lines, it
can be shown that the input gate implementing T(ka > k) is also robustly testable.
4.2 Realization of g when k is odd
This implementation is similar to the implementation of g when k is even. As usual, the
terms T(ka > k) and T(kat T(kb > i) |i#1 are realized by NAND gates except T(kb > 1)
which is realized by a k input NOR gate.
Circuits corresponding to any T(ka > i)T(kb > k — i) |^j, and T(k{, > k)\k^i
The arguments when k is even are also valid here. Hence, these circuits can be robustly
tested.
Circuit corresponding to T(kb > 1)
Consider an arbitrary lead m of the NOR gate corresponding to T(fcj, > 1). A two pattern
test < Ut, U,(m) > is selected such that Ut applies 0 to all k leads of the NOR gate such
that weight of n& is 0 and Ut(m) applies a 1 to the lead under question and 0 to the rest
of the leads. Since the weight of n& is 0 and 1 in Ii and Tj respectively, the output of
all second level NAND gates corresponding to all T(kb > p) \p>j is always 0. Hence the
outputs of all third level NAND gates except the one corresponding to the NOR gate under
consideration are 1 (hazard-free) during the test sequence. Also the output of the NAND
gate corresponding to T(kb > k) is 1. Hence, the test sequences < Ut(m), Ut > do not
suffer from test invalidation. So, the circuit is robustly testable.
4.3 Realization of f when k is odd
This case is similar to that of g when k is odd. Hence using arguments similar to the one
where k is odd in the realization of 0, it can be shown that the circuit is robustly testable.
4.3.1 Realization of f when k is even
The majority functions T(fc0 > 1) and T(kt> > 1) are implemented by NOR gates while the
other majority functions are implemented by two level NAND logic.
Circuit corresponding to any T(ka > i)T(kb > k — i) |i^i,fc_i
The arguments corresponding to the case when k is even in the realization of g are valid
here. Hence this circuit is robustly testable.
Circuit corresponding to T(kb > 1)
The arguments corresponding to the realization of g when k is odd are valid here. Hence
this circuit is robustly testable.
Circuit corresponding to T(ka > 1)
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Using arguments similar to the case of T(fc& > 1), it can be easily shown that this circuit
is robustly testable.
QED.
The following example will demonstrate the design of the proposed TSC checker.
Example 1 Design a CMOS TSC checker for a S- out- of -6 code using Procedure 1
The six input bits are partitioned into two groups: AI = (01,02,03) and A^ = (04,05,00)
where o^oj,. . . ,a* represent the input code bits. The expressions for / and g are given
by:-
o2 + a3)(o4a5 + o406 + 050,^  + (o1a2a3)
g = T(fca > 0)T(fcfc > 3) + r(fca > 2)T(A* > 1)
= (040506) + (0102 + 0^3 + Oj03)(a4 + a6 + o«)
The majority functions T(ka > 1) and T(Jbfc > 1) in the realizations of / and g respectively
are implemented using NOR logic while the remaining majority functions are implemented
using NAND logic as shown in Figures 1 and 2. This four level implementation can be
robustly tested using the guidelines presented in [3].
5 Comparisons
As mentioned before, there is only one method[8] currently available, for the design of
robustly testable CMOS TSC checkers wherein the cases of fc-out-of-2fc, k — l-out-of-2fc + 1,
k + l-out-of-2fc + 1 and fc-out-of-2fc + 1 codes have been covered. The proposed method
covers the case of k-out-of-2k codes. A comprehensive study of the number of gates used
by our method and Kundu's method[8] has been made and general relations have been
established which are shown in Tables 1 through 4.
Table 5 illustrates the comparison between the proposed and Kundu's met hod [8] for
k=2, 3, 4, 5 and 6. The comparisons have been made with respect to gate inputs and test
vector pairs. Figures 3 and 4 illustrate the percentage savings in test vector pairs and gate
inputs respectively with increasing values of k. These graphs show an almost exponential
nature with about 32 % and 60 % savings in gate inputs and test vector pairs for even
the trivial case of k — 2 and increases to well over 90 % for cases k > 6. The tremendous
increase in gate inputs is not only a result of increased number of gates but also gates with
high fan-in index. For a typical case of 5-out-of-10 code TSC checker, Kundu and Reddy's
method[8] uses 258 gates with four gates having a fan-in of over 60. On the contrary, the
proposed design uses 102 gates with 3 gates involving a maximum fan-in of 10.
Testing of the circuits as designed in [8] is complex and offers fewer choices of test
vectors for testing a stuck-open fault, where as the proposed one is easily testable and
offers more choices of test vectors for testing the same fault. Also, the probability that a
fault is tested sooner is high. Assuming a random occurrence of test vectors, the probability
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distribution that the circuit is tested is multinomial in nature . It can be easily shown
that the probability of the proposed realization being tested completely in a shorter period
of time is considerably more compared to Kundu and Reddy's realization[8]. Also, the
waiting time is considerably less.
The proposed design is very simple and has been acknowledged by various researchers
in this field. The partition of all valid code words into f\ and /2 as described in [8] is a bit
tedious for larger values of k. Additionally converting fa, fa into the product of sums form
from the sum of products form is highly cumbersome and laborious for larger values of k
(> 4). No such Boolean simplification is needed for our realization. Also, the proposed
design is very simple and is based on Anderson and Metze's technique[l], the simplicity of
which has been acknowledged by various researchers in this field.
As opposed to our method, the amount of fan-in of the second level NOR and NAND
gates in Kundu's method[8] is considerable and increases dramatically with k. Further-
more, the proposed method offers a large reduction in chip area because of the considerably
fewer number of gates and gate inputs.
6 Conclusions
In this paper we have considered the problem of designing robustly testable CMOS TSC
checkers for k-out-oi-2k codes. The robust testability criterion under the extended fault
model has been achieved by following a four level implementation rather than the regular
two level implementation. A comparison between the proposed method and the presently
available met hod [8] has been carried out and results tabulated. Savings of over 90 % in the
number of gate inputs and test vector pairs have been achieved for even simple cases (k=6).
The savings in the number of gate inputs and test vector pairs appear to be exponentially
increasing reaching over 90 % for even small values of k (k > 6). The proposed design not
only offers considerable savings in gates, test vectors, chip area, etc. as compared to the
presently available method, but it also offers the benefit of simplicity of design.
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k
2
3
4
5
6
Gate inputs Test vector pairs
Kundu's
24
81
344
1497
6230
Proposed
15
40
99
226
515
Kundu's
30
103
415
1749
7364
Proposed
12
34
88
214
500
k
2
3
4
5
6
% Savings in Gate inputs
31.8%
50.6%
71.2%
84.9%
91.7%
% Savings in Test vector pairs
60%
67%
78.8%
87.8%
93.2%
Table 1: Comparison of the Proposed method and Kundu's method
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Gate type
NOR
NOR
NOR
NOR
NAND
NAND
NAND
NAND
Invertors
Inputs
k
k-1
i+Efcc/-^_r|?I;£
l + E*a*-'C»-,|S2f
(2fcCfe/2) -1 - Y?Cfk-lCk-r\t<r<k-*
k
n
2
Number of gates
i + E'a'-cu^
1
1
1
1
('fcCV2)
1
4
2
Table 2: Hardware requirements for Kundu's Realization when k is even
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Gate type
NOR
NOR
NOR
NOR
NAND
NAND
NAND
NAND
NAND
Inverters
Inputs
k
k-1
Efca*-'c4-,ega
2 + EfcC'rfc-1Cfc_r|^
l + EW-'C^lStf
(»c,/2)-i-5?a"c*_,E£2
k
(2fcC7fc/2)
2
Number of gates
u-E-a-cui***
1
1
1
1
1
m=(-Cfc/2)
1
4
2
Table 3: Hardware requirements for Kundu's Realization when k is odd
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Gate type
NAND
NAND
NAND
NAND
NAND
NAND
NAND
NAND
NAND
NOR
Inverters
Inputs
k
_ 2<r<fc
r=ewen
rC£2
kcr
(k-r)
2
fc/2+1
fc-1
*/2
k
Number of gates
4
>cr
"Cr
4
2( *Cr)
(*-l)
1
2k
1
2
2
Table 4: Hardware requirements for Proposed Realization when k is even
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Gate type
NAND
NAND
NAND
NAND
NAND
NAND
NAND
NAND
NOR
Inverters
Inputs
k
k-1
r|i*<*
kcr
(k-r)
2
(* + l)/2
(fc)/2
k
Number of gates
4
2k
("Cr)
4
2(*Cr)
(fc-1)
1
1
2
2
Table 5: Hardware requirements for Proposed Realization when k is odd
2.2.16
T(ka >
T(kb > k - 1)
T(ka > t)
T(kb > k - i )
T(ka > k - 1)
T(kb >
Figure 1: Illustration of the General Testing Strategy
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Figure 2: TSC Checker output f for Example 1
05
06
03 _l
03 —I
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Figure 3: TSC Checker output g for Example 1
